Abstract
INTRODUCTION
Software Radio, by definition, is a class of Reconfigurable radios in which the physical layer behavior can be significantly altered, at run-time, without change in hardware. Thus physical layer reconfigurability is a primary feature of SDR. The Reconfigurable radio can adapt too many different standards and enables global mobility, multi-functionality, compactness and ease of upgrade. The same physical layer can be reprogrammed to support different bands of frequencies, different modulation schemes and different data rates resulting in a significant reduction in product development times and at the same time offering high power efficiency and speed of operations The architecture choice of physical layer signal processing of a reconfigurable radio is a critical design step. It determines the flexibility, modularity, scalability and performance of the final design. Signal processing algorithms can be implemented using variety of digital hardware such as General Purpose Processors (GPPs), Digital Signal Processors (DSPs), Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs). Where modular design flows are required, FPGAs are preferred over DSPs, as they provide high degree of parallelism and fast interconnections between different modules of a design. FPGA also exhibit high flexibility and reduced design times. Hence, FPGAs are highly suitable for efficient implementations of computationally intensive signal processing functions involved in the physical layer of Software Defined Radio, as shown in Figure 1 .3. The physical layer involves baseband signal processing which ensures that data received from upper layers, such as MAC, are transferred to the other end of the channel, or recovered, with minimum distortion. [7] . However the implementation of Phase Axes Generator proposed by the above author involved analog circuit components like amplifiers for scaling and addition in analog domain. Presence of opamps in the receiver circuit drastically increases the area occupied and the power consumption of the receiver. Therefore, to eliminate analog components, an alligital Phase Axes Generator is proposed in this work, which is connected in series with a standard Analog-to-Digital converter circuit. Thus the entire demodulation operation is performed in digital domain.
In the proposed demodulator, the phase axes generator module is implemented completely in digital domain and no scaling multiplication/division operations are required. This allows highly area efficient and timing efficient, low power, implementation of demodulator on FPGA.
In the first step, multiple phase axes are generated in phase domain by linear combination of received I and Q baseband signals. A tree of adders produces multiple phase axes, where The demodulator needs only to know the initial and final values of the code across one symbol period to determine the angle of the received waveform and the direction of rotation. This simplifies the circuit considerably. Although for timing synchronization it is necessary to oversample the down converted signal, this simple detector itself clocks at the symbol rate, 1 MHz, which lowers power consumption. 
THE NOVEL POST PROCESSING CIRCUIT
A novel post-processing circuit is proposed for all demodulators corresponding to all modulation schemes. The proposed circuit improves BER performance of demodulator by detecting a stable symbol at the output of demodulator. The circuit parameters include: i.
Oversampling factor (N) for the modulation scheme. Generally, N = 8. ii.
Symbol word size (m), i.e. no. of bits representing one symbol in constellation of the modulation scheme.
The circuit operates on the following principle: "A symbol is Output, if and only if, it is detected at the demodulator output continuously for ((N/2) +1) clock cycles, otherwise continue previous symbol at output"
Where N = no. of samples per symbol (oversampling factor specified by a wireless standard, a common characteristic of both modulator and demodulator).
The proposed stable symbol detection circuit is shown in Figure 5 .1. This novel circuit is implemented for all demodulators designed in this work. 
EXPERIMENTAL RESULTS
In the proposed demodulator for GSM (we can take any Wireless Standard), the phase axes generator module is implemented completely in digital domain and no scaling multiplication/division operations are required. This allows highly area efficient and timing efficient, low power, implementation of demodulator on FPGA.
In the first step, multiple phase axes are generated in phase domain by linear combination of received I and Q baseband signals. A tree of adders produce multiple phase axes, where first column of adders produce phase axes at 45 degrees and next column of adders produce a phase axes at 22.5 degrees. Thus phase resolution can be linearly increased with increase in adders.
In the second step, zero crossings are detected in the multiple phase axes signals by representing them in 2's complement signed integer format. Here the MSB of the signal contains zero-crossing information.
The zero crossing information obtained from previous block is given to a thermometer encoder which allows us to represent the current position of the incoming phase signal in a phase domain. Thus each phase sector is assigned a thermometric code.
The thermometric code is converted to binary code representation which allows us to determine the difference in phase between consecutive sectors while the incoming signal moves along the axes. 
Phase Reconstruction Module Synthesis Results:
The HDL code for each IP was implemented in Xilinx ISE and the resource utilization and static timing afinalysis were noted. For comparison, standard parameterizable IP cores from Xilinx LogiCORE generator were considered for resource utilization assessment.
In case of demodulation, typically a arctangent function is required for performing amplitude-to-phase conversion or phase reconstruction. Therefore a standard atan word-parallel CORDIC algorithm IP from LogiCORE generator was synthesized and the resource utilization were compared with the resource utilization of the phase reconstruction module employed in the proposed demodulator structure. It is observed from Table 6 .1 that the resource utilization for phase reconstruction module is nearly one-half of the CORDIC resource utilization. Moreover, the latency of CORDIC is N clock cycles where N is equal to the number of pipeline stages in CORDIC. On the other hand, the phase reconstruction module in proposed demodulator is purely combinational logic therefore latency/delay is very very less compared to the CORDIC.
In terms of complexity, CORDIC requires pre-computation of coefficients prior to synthesis, according to the phase accuracy requirements. This leads to high accuracy of phase reconstruction, nearly 0.1 degrees, as compared to 11.25 degrees for the proposed demodulator. However, experimentally it is found that very high accuracy of phase reconstruction is not necessary when a moderate modulation index is specified in the standard. For example, in GSM, the GMSK modulation index is 0.5 which results in 90 degrees change in phase for one change in symbol. This 90 degrees change can be efficiently detected by 11.25 degree phase resolution and higher phase resolution is not required. Similarly, in Bluetooth, the GFSK modulation index specified is 0.28 to 0.35 which is nearly 60 degrees phase change, which can also be efficiently detected by 11.25 degrees phase resolution.
CONCLUSIONS
It was observed that the above mentioned algorithms significantly reduce the complexity of the receiver architecture and thus enable a resource-efficient, low latency, low delay, low power, all-digital implementation on FPGA. At the same time, there is some minor degradation in Bit Error Rate (BER) performance as compared to the theoretical "ideal demodulator". However this trade-off is very much in favor of low cost, low complexity, flexible receivers which are widely employed in modern communication devices.
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